IN THE CLAIMS

11. (Orignal) A storage device comprising:

control logic for selecting between a patternless addressing scheme and a patterned addressing scheme; and

switching circuitry for switching between a first pathway and a second pathway depending on which of said patternless addressing scheme and said patterned addressing scheme is selected.

12. (Original) A storage device, as in Claim 11, wherein the storage device is asynchronous.

13. (Previously Presented) A storage device, as in Claim 11, wherein the first pathway and the second pathway are coupled to a temporary storage device for providing at least one external address to the switching circuitry.

14. (Original) A storage device, as in Claim 13, wherein the external address is temporarily stored in the temporary storage device prior to being sent to a decoder.

15. (Original) A storage device, as in Claim 14, further comprising a counter coupled to the temporary storage device to receive a selected portion of the external address for generating an internal address.

16. (Previously Presented) A storage device, as in Claim 15, wherein the internal address is provided to the temporary storage device through the switching circuitry.

17. (Original) A storage device, as in Claim 16, wherein the patternless addressing scheme provides a pipelined extended data out pattern.

18. (Original) A storage device, as in Claim 17, wherein the patterned addressing scheme provides a burst extended data out pattern.

19. (Original) A storage device, as in Claim 18, wherein the switching circuitry includes at least one multiplexed device.

20. (Previously Presented) A storage device, as in Claim 11, wherein the patternless addressing scheme is for a random column address access, and the patterned addressing scheme is for a sequential column address access.

21. (Previously Presented) A storage device, as in Claim 20, wherein the sequence column address access is selected from a group consisting of an interleaved column address access and a linear column address access.

22-58. (Canceled)

59. (Currently Amended) A memory device, comprising:

a memory array;

control logic operatively connected to the memory array, the control logic for selecting between an unpatterned pipeline and a patterned burst scheme ~~data pattern~~ for accessing the memory array; and

switching circuitry for switching between a first pathway and a second pathway depending on which of said pipeline scheme and said burst scheme is selected.

60. (Previously Presented) A memory device, comprising:

a memory array operable in a burst or a pipeline mode of operation;

control logic for selecting between the burst or the pipeline mode of operation; and

switching circuitry for switching between a first, burst data pathway and a second, pipeline data pathway depending on which of the burst or pipeline modes of operation is selected.

61. (Currently Amended) A dynamic random access memory, comprising:

a plurality of addressable memory arrays;

a column address decoder for receiving an external column address;

control logic operatively coupled to the plurality of addressable memory arrays and the column address decoder for selecting between a burst or a pipeline mode of operation ~~based~~; and

switching circuitry for switching between a burst pathway and a pipeline pathway depending on which of the burst or pipeline modes of operation is selected.

62. (Previously Presented) A storage device comprising:

control logic for selecting between a patternless addressing scheme and a patterned addressing scheme;

a counter; and

switching circuitry for switching between a first pathway and a second pathway depending on which of said patternless addressing scheme and said patterned addressing scheme is selected, wherein the first pathway and the second pathway are coupled to a temporary storage device for providing at least one external address to the switching circuitry, and wherein the counter is coupled to the temporary storage device to receive a selected portion of the external address for generating an internal address.

63. (Previously Presented) The storage device of Claim 62, wherein the internal address is provided to the temporary storage device through the switching circuitry

64. (Previously Presented) The storage device of Claim 62, wherein the patternless addressing scheme provides a pipelined extended data out pattern.

65. (Previously Presented) A storage device comprising:

control logic for selecting between a patternless addressing scheme and a patterned addressing scheme; and

switching circuitry for switching between a first pathway and a second pathway depending on which of said patternless addressing scheme and said patterned addressing scheme

is selected, wherein the patternless addressing scheme provides a pipelined extended data out pattern.

66. (Previously Presented) The storage device of Claim 65, wherein the patterned addressing scheme provides a burst extended data out pattern.

67. (Previously Presented) The storage device of Claim 65, wherein the switching circuitry includes at least one multiplexed device.

68. (Previously Presented) A storage device comprising:

control logic for selecting between a patternless addressing scheme and a patterned addressing scheme; and

switching circuitry for switching between a first pathway and a second pathway depending on which of said patternless addressing scheme and said patterned addressing scheme is selected, wherein the patterned addressing scheme provides a burst extended data out pattern.

69. (Previously Presented) The storage device of Claim 68, wherein the switching circuitry includes at least one multiplexed device.

70. (Previously Presented) A memory device, comprising:

a memory array operable in a burst mode of operation or a pipelined mode of operation;

control logic for selecting between the burst mode of operation or the pipelined mode of operation; and

switching circuitry for switching between a first, burst data pathway and a second, pipeline data pathway depending on which of the burst or pipelined modes of operation is selected, wherein the first pathway and the second pathway are coupled to a temporary storage device for providing at least one external address to the switching circuitry.

71. (Previously Presented) The memory device of Claim 70, further comprising a counter coupled to the temporary storage device to receive a selected portion of the external address for

generating an internal address.

It is respectfully submitted that these changes do not introduce new matter, and the claims are allowable without further search or consideration. Therefore, entry is appropriate under Rule 312, and is respectfully requested.

Respectfully submitted,

JEFFREY S. MAILLOUX ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 349-9587

Date 23 May '05 By _____
Timothy B. Clise
Reg. No. 40,957

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 23 day of May, 2005.

Eric Olson _____
Name Signature